# Keynotes

## CANDAR Keynote (Nov. 20)

- TBA

## CANDAR Keynote (Nov. 21)

- Speaker:
**Ryuhei Uehara**(JAIST) - Title:
**Folding and unfolding algorithms on (super)computer** - Abstract: Computational origami has been attracted in computational geometry from the viewpoints of data structure and algorithms. Representative problem is to decide whether given polygon P can be folded to a given polyhedron Q. If Q is a regular tetrahedron, there is a beautiful mathematical theorem that characterizes P as a tiling. However, except that, the problem is quite difficult in general. One of the reasons is the problem is quite counterintuitive. For example, there exists a polygon P of area 22 that can fold to one box of size 1x1x5, and another box of size 1x2x3 just by changing folding lines. Our research group found a surprising polygon of area 30 that can fold to one box of size 1x1x7, another box of size 1x3x3, and the third cube of size sqrt{5}x sqrt{5}x sqrt{5}. Moreover, the last cube has two different way to fold to the cube. For finding such a polygon, we need to develop some new algorithms, and then we run our program on a supercomputer two month. We give other related results and open problems about folding problems.

## CANDAR Keynote (Nov. 22)

- Speaker:
**Sunao Torii**(ExaScaler Inc.),**Hitoshi Ishikawa**(PEZY Computing K.K.) - Title:
**ZettaScaler: Liquid immersion cooling Manycore based Supercomputer** - Abstract: We have developed the power-efficient super computer ZettaScaler series. In the first generation, ZettaScaler-1.x, we adopted three novel technologies, “MIMD ultra-manycore processor called “PEZY-SC”, “High density server board Brick”, and “direct liquid immersion cooling system”. They enable us to realize high performance, low power consumption, and space miniaturization at a same time. In this talk, we will explain about unique hardware technologies and programming model of ZettaScaler-1.0 generation. In addition, we will mention 3-dimensional mounting technology with DRAM by magnetic coupling TCI (ThruChip Interface), new Brick structure, and enhanced cooling system with respect to the next generation ZettaScaler-2.0 which is currently being constructed,

## AFCA Keynote

- TBA

## ASON Keynote

- Speaker:
**Takumi MIYOSHI**(Shibaura Institute of Technology) - Title:
**Location-based Peer-to-peer Communication: Bringing Efficient Locality-aware Networks** - Abstract: Peer-to-peer (P2P) communications have been being widely used in many areas since the popularization of file sharing systems. P2P systems generally form a virtual overlay network, but which might be physically inefficient due to disregard of peers locations. We expect that P2P has more potential when it is used in combination with location information of peers. In this talk, I will show two research topics, related to location-aware P2P communications we are involved in, router-aided P2PTV traffic localization and location-based P2P communication system. In the former topic, we propose the hierarchical delay insertion method on P2PTV. The method, by degrading longer-distance communication between peers, affects the peer selection mechanism in P2PTV applications, which thus tends to connect geographically closer peers. In the latter topic, we propose a location-based P2P communication architecture. This concept will realize neighborhood communications such as inter-vehicular information exchange, mutual cooperation network at natural disasters, and event-oriented temporary communication.

## CSA Keynote

- Speaker:
**Mutsumi Kimura**(Ryukoku Univ.) - Title:
**Neuromorphic Hardware using Simplified Elements and Thin-Film Semiconductor Devices** - Abstract: Neuromorphic hardware using simplified elements and thin-film semiconductor devices is proposed. First, we succeeded in simplifying processing elements: a neuron circuit is composed of four transistors and a synapse device consists of only a conductive film. Here, the characteristic change of the thin-film semiconductor devices is utilized as the weight change of the synapse device by adopting a training rule named modified Hebbian learning. By these simplifying elements, astronomical number of processing elements come to be able to be integrated. Next, in order to confirm the elementary operation, we developed a cellular neural network using poly-Si thin-filmdevices, which learned simple logic function and alphabet reproduction. Now, we have developed a Hopfield neural network using amorphous oxide thin-film devices, which also learned simple logic function and alphabet reproduction. We believe that neuromorphic hardware using thin-film semiconductor devices will be a key technologies for artificial intelligence because three-dimension integration is possible, the system size and power consumption can be reduced.

## GCA Keynote

- Speaker:
**Takashi Ishida**(Tokyo Institute of Technology) - Title:
**GPU-accelerated computing for bioinformatics** - Abstract: These days, the size of biological data has been rapidly increased because of the improvement of technology, such as DNA sequencers and so on. Therefore, for analyzing such huge amounts of data, the acceleration of bioinformatics software is highly demanded. However, the variety of bioinformatics applications is so large, and thus we have to develop specific algorithms for each application. In this talk, we introduce GPU-implementation of two different bioinformatics applications, protein-protein interaction prediction based on docking calculation and sequence homology search for metagenome analysis.

## LHAM Keynote

- Speaker:
**Albert Farrés**(Barcelona Supercomputing Center) - Title:
**Optimization strategies for HPC applications on newer and upcoming architectures** - Abstract: New hardware alternatives appear as a potential solution to satisfy the high demands of the computing power of scientific applications. The last decade has seen a trend on building systems with dedicated devices and accelerators, which produce a good FLOPs/Watt ratio. Among those alternatives there is a clear trend in favor of accelerated environments where some kind of specific purpose device is attached to the host. Among such accelerated devices there are the GPGPUs from Nvidia and Intel Xeon Phi. Developing high quality applications obtaining the maximum performance of the underlying architecture is not a trivial task. In this work we show several common optimizations that can be applied to improve the performance of our codes on these newer and upcoming architectures. Also, software design patterns will be introduced to easily implement these optimizations. Specifically, this work focus on several optimization strategies evaluated and applied to an elastic wave propagation engine, based on a Fully Staggered Grid, running on the latest Intel Xeon Phi processors, the second generation of the product (code-named Knights Landing). The evaluated set of optimizations ranges from memory to compute optimizations.

## PDAA Keynote

- Speaker:
**Taisuke Izumi**(Nagoya Institute of Technology) - Title :
**Information-Theoretic Approach for Lower Bounds in Resource-Bounded Computation** - Abstract : By recent growth on the volume of data, it is no more a valid assumption that whole of input data is placed on the memory of a stand-alone computer. It yields the interest of several unconventional computation models, such as distributed/parallel computing, stream computation, and the computation using bounded working memory. In this talk, we present how the information-theoretic approach is useful and helps for obtaining lower-bound results in those models.

## WICS Keynote

- Speaker:
**Noboru Kunihiro**(The University of Tokyo) - Title:
**Recovering RSA Secret Keys from Noisy Keys** - Abstract: RSA is the most widely used cryptosystem and its security is based on the difficulty of factoring a large composite. Furthermore, the side-channel attacks are a real threat to RSA scheme. In this talk, we will present how to recover the RSA secret key from a noisy version of the secret key obtained through physical attacks such as cold boot and side channel attacks. We have proposed several polynomial-time algorithm for recovering RSA secret keys from the analog observed data. We will explain those algorithms within the unified framework and give the success conditions for the attacks.

## WANC Keynote

- Speaker:
**Shinya TAKAMAEDA-YAMAZAKI**(Hokkaido University) - Title:
**Accelerating Deep Learning by Hardware/Algorithm Co-Design** - Abstract: For the upcoming post-Moore's era, innovative computer architecture technologies other than traditional processor technologies are desired for continuous improvement of computing performance and efficiency. As an important trend of computer architecture, deep neural network is now utilized as the general purpose technology for various applications, and various hardware accelerators for deep neural network processing are proposed. For the continuous evolution of computers, qualitative changes in computer architecture by co-design of algorithms and hardware will be important. In this talk, we present our recent works of the hardware/algorithm co-design for efficient deep neural network processing, such as the low-power quantized neural network processor and hardware-aware learning technology. Rather than implementing a hardware for the fixed algorithm, architecture design for exploiting algorithm characteristics and hardware-aware algorithm design provide higher computing performance, energy efficiency, and quality of obtained solutions by computing.